

# Claims

- [c1] 1. A method of analyzing timing in an integrated circuit, comprising:
- identifying at least one set of racing paths within the integrated circuit, the at least one set of racing paths including an early path and a late path;
  - identifying at least one delay characteristic of one or more elements in the early path and at least one delay characteristic of one or more elements in the late path;
  - grouping ones of the one or more elements in the early path with ones of the one or more elements in the late path having similar delay characteristics; and
  - deriving an adjusted timing slack for the at least one set of racing paths by at least partially canceling delay contributions from grouped elements having similar delay characteristics.
- [c2] 2. The method of claim 1, wherein the similar delay characteristics comprise correlated delay functions.
- [c3] 3. The method of claim 2, wherein said deriving comprises:
- canceling delay contributions of grouped elements

having correlated delay functions;  
summing delay contributions of ungrouped elements in the early path;  
summing delay contributions of ungrouped elements in the late path; calculating a delay difference between the early path and the late path by using the summed delay contributions of the ungrouped elements in the early and late paths; and  
subtracting the delay difference from an initial timing slack.

[c4] 4. The method of claim 3, wherein said summing comprises root sum squaring.

[c5] 5. The method of claim 3, wherein the delay difference is a root sum square difference.

[c6] 6. The method of claim 3, wherein said deriving further comprises:  
calculating metallayer delays for the early and late paths;  
summing like metal layer delay contributions in the early and late paths, respectively;  
calculating a metal layer delay difference between the metal layer delay contributions for the early path and the metal layer delays for the late path; and  
subtracting the metal layer delay difference from an

initial timing slack.

- [c7] 7. The method of claim 6, wherein said summing comprises root sum squaring.
- [c8] 8. The method of claim 6, wherein the metal layer delay difference is a root sum square difference.
- [c9] 9. The method of claim 1, wherein the similar delay characteristics comprise location-based delay characteristics.
- [c10] 10. The method of claim 9, wherein the grouped elements comprise one or more pairs of elements, one element of each of the one or more pairs from the early path and one element of each of the one or more pairs from the late path.
- [c11] 11. The method of claim 10, wherein said deriving comprises:
  - computing by using the location-based delay characteristics a variation in a difference in delays of the one or more pairs of elements; and subtracting the variation in the difference in delays from an initial timing slack.
- [c12] 12. A computer-readable medium containing instructions thereon that, when executed, cause a computer to

perform the method of claim 1.

- [c13] 13. A method of analyzing timing of an integrated circuit, comprising:
- tracing at least one set of racing paths;
  - collecting delay contributions along the set of racing paths;
  - sorting the delay contributions into groups with similar delay contributions and groups with dissimilar delay contributions;
  - canceling the delay contributions of the groups with similar delay contributions; and
  - comparing the delay contributions of the groups with dissimilar delay contributions with an initial timing slack calculated for the set of racing paths.
- [c14] 14. The method of claim 13, wherein the delay contributions comprise cell-based delay contributions.
- [c15] 15. The method of claim 13, wherein the delay contributions comprise wire-dependent delay contributions.
- [c16] 16. The method of claim 13, wherein the delay contributions comprise cell-based and wire-dependent delay contributions.
- [c17] 17. The method of claim 13, wherein the method further comprises calculating a root sum square delay contribu-

tion of the groups with dissimilar delay contributions.

- [c18] 18. The method of claim 13, wherein the groups with similar delay contributions comprise groups of correlated delay contributions.
- [c19] 19. The method of claim 13, wherein the integrated circuit is a newly-designed integrated circuit.
- [c20] 20. The method of claim 13, wherein the integrated circuit is an existing integrated circuit.
- [c21] 21. The method of claim 13, further comprising:
  - performing a static timing analysis on the integrated circuit;
  - identifying a failing test of the static timing analysis;
  - and
  - using a set of racing paths of the failing test as the at least one set of racing paths.
- [c22] 22. A computer-readable medium containing instructions that, when executed, cause a computer to perform the method of claim 13.
- [c23] 23. A method of analyzing timing of an integrated circuit, comprising:
  - identifying a late path to a timing test and an early path to a timing test;

determining by using location information at least one pair of one element of the late path and one element of the early path;  
computing by using the location information a variation in a difference in delays of the elements of the at least one pair; and  
deriving from the variation a slack for the late path to the timing test and the early path to the timing test.

- [c24] 24. The method of claim 23, wherein the at least one pair comprises several pairs.
- [c25] 25. The method of claim 23, further comprising adding the variation of unpaired elements to the slack.
- [c26] 26. The method of claim 23, wherein the location information comprises physical location coordinates.
- [c27] 27. The method of claim 23, further comprising:
  - performing a static timing analysis on the integrated circuit;
  - identifying one or more failing tests of the static timing analysis; and
  - using an early path of the one or more failing tests and a late path of the one or more failing tests as the early path of the timing test and the late path of the timing test, respectively.

[c28] 28. The method of claim 23, wherein the integrated circuit is an existing integrated circuit.

[c29] 29. The method of claim 23, wherein the integrated circuit is a newly designed integrated circuit.

[c30] 30. A computer-readable medium containing instructions that, when executed, cause a computer to perform the method of claim 13.

[c31] 31. A computer-readable medium containing instructions that, when executed, cause a computer to:

identify at least one set of racing paths within the integrated circuit, the at least one set of racing paths including an early path and a late path;

identify at least one delay characteristic of one or more elements in the early path and at least one delay characteristic of one or more elements in the late path;

group ones of the one or more elements in the early path with ones of the one or more elements in the late path having similar delay characteristics; and  
derive an adjusted timing slack for the at least one set of racing paths by at least partially canceling delay contributions from grouped elements having similar delay characteristics.

